

Automatic Routability Predictor Development Using Neural Architecture Search

Chen-Chia Chang^{*1}, Jingyu Pan^{*1}, Tunhou Zhang¹, Zhiyao Xie¹, Jiang Hu², Weiyi Qi³,
Chun-Wei Lin⁴, Rongjian Liang², Joydeep Mitra³, Elias Fallon³, and Yiran Chen¹

¹Duke University, Durham, NC, USA

²Texas A&M University, College Station, TX, USA

³Cadence, TX, USA; ⁴National Taiwan University, Taipei, TW

¹{chenchia.chang, jingyu.pan, tunhou.zhang, zhiyao.xie}@duke.edu

Abstract—The rise of machine learning technology inspires a boom of its applications in electronic design automation (EDA) and helps improve the degree of automation in chip designs. However, manually crafted machine learning models require extensive human expertise and tremendous engineering efforts. In this work, we leverage neural architecture search (NAS) to automate the development of high-quality neural architectures for routability prediction, which can help to guide cell placement toward routable solutions. Our search method supports various operations and highly flexible connections, leading to architectures significantly different from all previous human-crafted models. Experimental results on a large dataset demonstrate that our automatically generated neural architectures clearly outperform multiple representative manually crafted solutions. Compared to the best case of manually crafted models, NAS-generated models achieve 5.85% higher Kendall’s τ in predicting the number of nets with DRC violations and 2.12% better area under ROC curve (ROC-AUC) in DRC hotspot detection. Moreover, compared with human-crafted models, which easily take weeks to develop, our efficient NAS approach finishes the whole automatic search process with only 0.3 days.

I. INTRODUCTION

Modern digital IC design is usually a large engineering project that consists of many interacting complicated steps. Although EDA tools have highly automated most design steps, many significant imperfections and challenges persist in existing design methodologies. For example, an early-step solution might turn out to work poorly in practice, as it lacks a credible prediction for its impact on subsequent design steps. As a result, designers need to spend many design iterations to reach an optimized design quality, and this largely increases the overall turnaround time.

Machine learning (ML) techniques have been popularly adopted to improve the interactions between design steps by enabling early-stage predictions [1]–[6]. For example, ML models are applied to predict whether decisions at early design steps will lead to satisfactory design objectives in subsequent steps. With fast feedback from these ML models, a design converges to a high-quality solution with significantly fewer iterations than traditional EDA flows, and the overall turnaround time is shortened. In existing works, convolutional neural network (CNN) models [3], [5], [7] and generative adversarial network (GAN) models [4], [8] are popular choices of the applied ML models. However, the development of

models is challenging as it requires extensive expertise and tremendous engineering efforts on both ML and EDA. For example, designing a neural network architecture for industrial applications can easily take months to complete for an experienced developer. Such challenge significantly prolongs the development cycle of ML-based EDA tools and greatly exacerbates EDA development/application cost.

Automated machine learning (AutoML), especially neural architecture search (NAS), enables design automation of a large variety of ML models without (or with minimum) human interventions. Neural network architectures provided by NAS [9] have outperformed state-of-the-art manual designs with significantly improved model accuracy and computation efficiency. Given a target task such as image classification and segmentation, NAS firstly identifies an architecture search space and then applies certain search strategies, such as reinforcement-learning-based [10] methods or evolutionary-guided [11] methods to judiciously discover promising architectures. As chip layouts can be represented and processed like images [3], [4], it is natural to use CNN-based models for layout applications and leverage associated NAS techniques to automate the ML model development process.

In this work, we propose a NAS-based method to automate the development of ML models for routability prediction. Routability prediction estimates the routability of design solutions at the placement stage [12] with the following two application scenarios: *violated net count prediction* [3] and *DRC hotspot detection* [3], [4], [6]. *Violated net count prediction* evaluates the number of nets with DRC violations in the entire layout. *DRC hotspot detection* identifies the locations of design rule violations, which can be used to guide DRC violation mitigation techniques. Our NAS search space is abstracted as graphs that allow rich and flexible interactions among components within the model to better capture congestion patterns. Then we obtain the best model in the graph search space by adopting sub-graph sampling as our search strategy.

Our main contributions are summarized as follows:

- We propose a NAS-based method to automatically develop routability estimators without human interference. To the best of our knowledge, our NAS-based methodology is the first research effort on automatic ML development for EDA problems.

^{*}These two authors contributed equally to this manuscript.

- We design a large search space allowing various types of operations and highly flexible connections, some of which are never adopted in previous routability estimators. This ensures diversity in its candidate models.
- Our NAS-crafted model outperforms several representative routability estimators [3], [4], [6] by 5.8% in Kendall’s τ and 9.7% in correlation for violated net count prediction, and achieves 2.1% better ROC-AUC for DRC hotspot detection. This is evaluated on a comprehensive dataset, which comprises more than 7,000 layouts from 74 designs.
- Our NAS method is highly efficient in automatic model development. The whole search process takes only 0.3 days while the human developers easily spend weeks to months for a promising model.
- We provide a detailed analysis on the search output, i.e. the NAS-crafted model, which differs significantly from human-developed estimators. This may benefit future routability estimator development.

II. PRELIMINARIES

A. Machine Learning for Routability Prediction

Early routability prediction enables designers or EDA tools to perform preventive measures such that DRC violations can be avoided in a proactive manner. This is a representative topic in ML for EDA, with its benefit to chip quality well demonstrated in many previous works [3], [5]–[7], [13], [14]. In recent years, deep neural network methods including CNN and fully convolutional network (FCN) become the dominant solutions [3], [5]–[7] to routability prediction. The CNN models are typically used for violation number prediction [3]. As for DRC hotspot detection, which requires pinpointing specific locations with DRC hotspots in a two-dimensional layout, it shares a similar setting with semantic segmentation in identifying pixel-wise properties. Thus, the FCN, as a popular technique for semantic segmentation, is used in DRC hotspot detection [3], [5], [6].

Among representative routability estimators in recent years, RouteNet [3] and J-Net [5] propose U-Net-like FCN structures, PROS [6] adopts an encoder-decoder FCN framework, and Yu et al. [4] propose a conditional generative adversarial network [4] (cGAN)-based model. To the best of our knowledge, all previous routability estimators [3], [5]–[7], [13], [14] are designed by human developers. Thus, they require both ML and EDA expertise and easily take weeks of model development time. In addition, previous works develop their models mostly based on hierarchical structures, with a limited number of branch structures. In comparison, our graph-based search space enables highly flexible connections and rich branches, thus providing significantly different model structures. The details of our search space are presented in Section IV-A. Since the complex pattern behind routability prediction may be reflected by complicated interactions among features in a wide layout region, branch structures can capture combined information from different sources and benefit model performance.




Fig. 1: Overview of Neural Architecture Search.

B. Neural Architecture Search

Neural architecture search [10] automatically conducts architecture engineering to find effective and efficient neural network models for specific tasks without (or with minimum) human interventions. Recent works demonstrate great potential of NAS in applications including image classification [10], object detection [10], and semantic segmentation [15]. NAS contains three key ingredients: *search space*, *evaluation strategy*, and *search strategy*. Search space defines a family of candidate architectures that can be explored in NAS. Evaluation strategy determines the way to estimate the design metrics (e.g., accuracy) of a candidate architecture and provides feedback to the search process. Search strategy is the method to explore the search space and guide the search process toward a correct choice of the promising ML model. The overall procedure of NAS is sketched in Fig. 1.

Our NAS approach abstracts neural architecture search space into graphs and includes various types of operations as search options. Then, our NAS approach performs proxyless evaluation [16] to evaluate the performance of candidate models on the target dataset. Finally, our NAS approach develops a search strategy based on a progressively graph updating and sampling algorithm [17] to efficiently explore ML models.

III. PROBLEM FORMULATION

We apply NAS techniques to assist the design of ML models for routability prediction. After placement, a layout is tessellated into $w \times h$ tiles, then its input feature $X_i \in \mathbb{R}^{w \times h \times c}$ is comprised of c different two-dimensional feature maps. The ground-truth label is collected after detailed routing finishes. Based on the extracted features and label, the routability prediction tasks can be formulated below:

Problem 1 (NAS for violated net count prediction): Given a set of placement solutions and the defined search space S_C , it aims to generate the input feature X_i , explore the architecture $A_C \in S_C$ of the neural network model f_{A_C} to predict the violated net count y_i such that the performance of f_{A_C} is maximized, where

$$f_{A_C} : X_i \in \mathbb{R}^{w \times h \times c} \rightarrow y_i \in \mathbb{R}.$$

Problem 2 (NAS for DRC hotspot detection): Given a set of placement solutions, it aims to generate the input feature X_i and the defined search space S_L , explore the architecture $A_L \in S_L$ of the neural network model f_{A_L} to detect the locations of DRC hotspots Y_i such that the performance of f_{A_L} is maximized, where

$$f_{A_L} : X_i \in \mathbb{R}^{w \times h \times c} \rightarrow Y_i \in \{0, 1\}^{w \times h}.$$




Fig. 2: Overview of our graph-based NAS method. We sample multiple DAGs from the search space to form a sampled model. After training for several epochs, we get the evaluation metrics, i.e., Kendall ranking coefficient or ROC-AUC, and utilize it to update the weight of each edge in guide-DAGs.

The performance of model f_{AC} is evaluated by Kendall ranking coefficient τ , while the performance of f_{AL} is evaluated by ROC-AUC [18]. The Kendall's $\tau \in [-1, 1]$ captures the rank-based correlation between the violated net count labels and predictions from f_{AC} . A higher τ indicates that f_{AC} ranks layouts more accurately (identical if $\tau = 1$). Receiver operating characteristic (ROC) curve plots the tradeoff between true positive rate versus false positive rate by varying classification threshold. We use the area under the ROC (ROC-AUC) as the metrics of diagnostic ability of the model. A higher ROC-AUC indicates that higher precision of DRC hotspot detection can be achieved at the cost of the same number of false alarms.

IV. METHODOLOGY

In this section, we first introduce our neural architecture search procedure, including search spaces, evaluation strategies, and search strategies for both violated net count prediction and DRC hotspot detection. Then, we present the input features extracted from placement solutions for routability prediction.

A. Neural Architecture Search

We propose a graph-based NAS method motivated by [17] to automate the design of neural networks for high-quality violated net count prediction and DRC hotspot detection. In the following, we introduce three key components of our NAS method in detail: 1) search space, 2) evaluation strategy, 3) search strategy.

Search Space.

In our NAS-based model, we can partition the architecture into two parts: one part is iteratively changed during the search process, while the other is fixed. Our model is shown in Fig. 2. The yellow rectangles represent the fixed part with widely-adopted structures, and the six blue rectangles indicate the changeable part. In the following, we demonstrate the architectures of the fixed part and the changeable part.

In the fixed part, as Fig. 2 shows, there are three down-sampling layers, which are convolution layers with a stride of 2 to reduce feature maps. For violated net count prediction, there is one fixed regression head at the end. This regression head is a mean pooling layer followed by two dense

layers with output sizes 32 and 1, which maps the output from the previous blocks to a scalar representing predicted violated net count. For DRC hotspot detection, the structure at the end is the segmentation head. It is composed of three transposed convolution layers to recover feature maps with a total upsampling factor of 8 and one convolution layer to compress feature maps to a DRC hotspot solution. This is a two-dimensional output that pinpoints locations with DRC hotspots. In addition, we add one shortcut between every two downsampling layers to further boost the performance as proposed in the famous ResNet [19] model.

As for the changeable part, we start with deciding all candidate operations in the search space. First, regular convolution layers with different numbers of filters are included. Besides, atrous convolution, also named dilated convolution [20], is selected as a promising candidate operation since it can effectively enlarge receptive fields of filters. This operation can thus help to capture large patterns, such as congestions caused by nets spanning a large region. In addition, the work of [21] introduces a new mixed depth-wise convolution (MixConv) that separates channels into groups and applies different kernel sizes to each group. Compared with a regular convolution that can only observe patterns in a fixed size area, this operation can identify congestion patterns of different sizes when applied in routability prediction. Thus, MixConv is a good fit for our work since routability can be affected by the relations of nets and standard cells in different regions within a layout. Among these candidate operations, to our best knowledge, atrous convolution is only adopted in a recent routability estimator [6], and MixConv is never used in routability predictions. Adopting various promising operations can improve diversity in candidate models and help cover more potential high-quality models in the search space. As a result, the candidate operations OP include the following four types:

- 3×3 convolution with 32 filters
- 3×3 convolution with 64 filters
- 3×3 atrous convolution with dilation rate 2, 32 filters
- mixed convolution with 4 groups, kernel size [7, 9, 11, 13]

By viewing CNN/FCN as a set of operations and the connections of operations, a model can be regarded as a graph. Specifically, vertices represent operations and edges indicate

Algorithm 2 *Sampling(G'_i)*

Input: $G'_i(V'_i, E'_i)$ **Output:** $S_i(V_{S_i}, E_{S_i})$

```
1:  $V_{S_i} = \{v_0\}, v_0 \in V'_i$ 
2:  $E_{S_i} = \emptyset$ 
3: for each  $v_j \in V'_i$  do
4:   if  $v_j \in V_{S_i}$  then
5:     for each  $e(v_j, u_k) \in E'_i$  do
6:        $p = \frac{\exp(w_{e(v_j, u_k)})}{\sum_{l=j}^k \exp(w_{e(v_j, v_l)})}$ 
7:       random  $r(0, 1)$ 
8:       if  $p > r$  then  $\triangleright$  sample by probability  $p$ 
9:          $V_{S_i} = V_{S_i} \cup \{v_k\}$ 
10:         $E_{S_i} = E_{S_i} \cup \{e(v_j, v_k)\}$ 
11: return  $S_i(V_{S_i}, E_{S_i})$ 
```

ation, we apply the sampling function in Algorithm 2 on each G'_i to sample the corresponding S_i (line 4-5). In the remaining paragraph, we will cover the Algorithm 2, which takes G_i as the input and outputs a sampled-DAG $S_i(V_{S_i}, E_{S_i})$. First, we initialize V_{S_i} with v_0 (lines 1), the vertex that represents the downsampling layer. For each vertex $v_j \in V'_i$, if v_j is in V_{S_i} , we iterate through all its edges $e(v_j, v_k)$ to perform the edge selection (lines 3-5). During the edge selection, for each $e(v_j, v_k)$, its edge selection probability p is set to the normalized weight of $w_{e(v_j, v_k)}$ over the weights of all outgoing edges of v_j . This normalization is performed with a softmax function (line 6). Note that a larger weight edge means a higher probability to be sampled, and the softmax function can further enhance the difference between weights and reflect it on the probability. If $e(v_j, v_k)$ is selected, we add $e(v_j, v_k)$ and v_k into E_{S_i} and V_{S_i} , respectively (lines 8-10). In later iterations, the outgoing edges of v_k will be extracted and performed sampling. Finally, S_i is returned after iterating through all the vertices. Fig. 3 (b) and (c) demonstrate an example of subgraph sampling. In Fig. 3 (b), red edges in G_1 are selected by Algorithm 2. According to the red edges, S_1 is constructed in Fig. 3 (c). Vertices without any outgoing edge are connected to the right downsampling layer.

After sampling each S_i , we construct our model through the architecture in Fig. 2 and measure our evaluation metrics η with our evaluation strategy in Algorithm 1 (lines 6-7). According to η , we iterate all edges in each G_i and update the edge weights which are sampled in S_i in this iteration (lines 8-13). The weight w_e of edge e is defined as

$$w_e = w_e * \exp(\alpha(\eta - \beta)),$$

where α is the updating rate, and β is the baseline metrics. The weights are updated according to the difference between the evaluation metrics η and the baseline metrics β . We utilize an exponential function to boost the weight update. If the sampled model has a higher performance than the baseline, the edge weights will increase by this updating equation. The sample probabilities of these high-performance edges will grow accordingly in the next iteration. The baseline metrics β will be set to the mean of the top five evaluation metrics of




Fig. 4: Wire density feature examples. (a) RUDY. (b) Bounding box. (c) Pair-wise flight lines. (d) Star flight lines. (e) Source-sink flight lines. (f) MST flight lines.

all history sampled models (line 14). This setting can prompt the search process to seek higher-performance models through iterations. This sample and weight updating process continues until the model performance converges.

B. Feature Extraction

We extract input features that correlate with routability. The features capture both locations of cells and the connectivity between instances, denoted as *cell density features* and *wire density features*, respectively.

The cell density features include five features:

- Macro density
- Cell density of all cells
- Cell density of D Flip-Flop cells
- Cell density of clock tree cells
- Pin density in all cells

The macro density captures the region occupied by macros. In addition to the cell and pin density of all cells, we note that cells with different functions would have different impacts on routability. To capture this effect, density distributions of the D Flip-Flops and clock tree buffers are generated separately. These four cell density features form a 5-channel tensor in $\mathbb{R}^{w \times h \times 5}$.

For the wire density features, to differentiate nets in different sizes, nets are categorized into two groups depending on whether the fanout size is larger than a threshold. Then, wire density features are measured separately for each group. Fig. 4 illustrates an example of each wire density feature, and the detailed descriptions are provided below:

- RUDY: RUDY [3] is derived by the total uniform wire volume spreading in the bounding box of nets in one group.
- Bounding box: Compared with RUDY, we directly draw the outline of the bounding box for each net in this feature. We then summarize the total number of outlines passing every tile to construct the overall density map.

To estimate the wire density and connectivity, we adopt a heuristic named flight line, which is a line that connects two pins. Flight lines are used as features in [4], but only for routability prediction on FPGA. In comparison, we adopted four different types of flight lines that reflect wire congestions in ASIC designs. The density of each flight line type forms a two-dimensional feature map $\in \mathbb{R}^{w \times h}$.

- Pair-wise flight lines: For each net, the pair-wise flight lines are connected from each pin to all other pins of the same net.
- Star flight lines: For each net, the star flight line connects each pin to the center of the pins in the net.
- Source-sink flight lines: In timing optimization, tools tend to connect sinks with the source through the shortest path. To capture this effect, source-sink flight line connects the source pin with all sink pins in the same net.
- MST flight lines: The three aforementioned flight line features tend to overestimate the routing usage. In traditional routing, minimum spanning tree (MST) is an effective algorithm to guide the router. Thus, the flight line connects all the edges in its MST.

With 6 different types of features and 2 groups of the nets, there are 12 two-dimensional feature maps for wire density features. In summary, all above features are stacked together to form an input feature tensor $X \in \mathbb{R}^{w \times h \times 17}$.

V. EXPERIMENTAL RESULTS

In this section, we first describe our experimental setups on dataset construction, neural architecture search, and feature extraction along with training details. We then present our evaluations on two routability prediction benchmarks: violated net count and DRC hotspot detection.

A. Experiment Setup

Dataset Construction.

We construct a comprehensive dataset using 74 designs with largely varying sizes from multiple benchmarks. There are 29 designs from ISCAS'89 [22], 13 designs from ITC'99 [23], 19 other designs from Faraday and OpenCores in the IWLS'05 [24], and 13 designs from ISPD'15 [25]. For each design, multiple placement solutions are generated with different logic synthesis or physical design settings. Altogether 7,000 placement solutions are generated from these 74 designs. We apply Design Compiler[®] for logic synthesis and Innovus[®] [26] for physical design with the NanGate 45nm technology library [27]. The input feature maps are collected at the post-placement stage, and the ground-truth DRC results are available after detailed routing finishes.

NAS and Accuracy Measurement.

We adopt the NAS in Section IV-A to explore the search space defined for the violated net count prediction and the DRC hotspot detection. The constructed dataset is firstly separated into two splits of different designs. The training split contains layouts from 51 designs, and the validation split contains layouts from 23 designs. This is the setting for the evaluation strategy during our NAS process. Then the final model evaluation is performed under 5-fold cross-validation.

More specifically, our dataset is randomly separated into 5 folds of different designs. We perform validation for each fold after training our model with all other 4 folds. Finally, we average the validation results for each fold and obtain the 5-fold cross-validation metrics. Note that the placement layouts generated from the same designs are assigned to the same fold for the fairness of evaluation. With cross-validation, we can thoroughly measure the generalization capability of our model in all partitions of the dataset. To maximize the performance of our NAS-crafted models, we select the top-5 models produced by our NAS method and pick up the top-performance one with best cross-validation criteria as the final NAS-crafted model.

The overall search process runs for 0.3 days on 8 NVIDIA TITAN RTX GPUs with Intel[®] Xeon[®] E5-2687W CPU. Note that an ML expert may take up to 2 months to design a promising CNN model based on [3]. This search time shows that NAS process substantially shortens the development cycle of ML models on EDA prediction.

Feature Extraction & Training.

For each layout in the target dataset, we follow Section IV-B to perform feature extraction. Each feature tensor uses 224×224 resolution and contains 17 channels. We employ the following hyperparameters to conduct model training for both searching and final evaluation in our experiments: We train our model for 45 epochs with Adam optimizer [28], a batch size of 48, and a fixed learning rate of 0.0005. To combat overfitting and improve generalization, we use a L2 weight decay of 10^{-5} and ReLU activation.

Baseline Methods.

We implement multiple representative or state-of-the-art routability estimators by our own and use them as baselines to compare with our solutions. They include RouteNet [3], PROS [6], and the cGAN-based method [4]. We compare the DRC hotspot detection accuracy with all three baselines. In comparison, only RouteNet [3] proposes its solution on estimating the routability of the whole placement. Thus, for violated net count prediction, we can only measure and compare with the accuracy of RouteNet [3].

B. Violated Net Count Prediction

In this section, we evaluate the effectiveness of our model on violated net count prediction using the metrics Kendall's τ in the 5-fold cross-validation. For the baseline method, RouteNet [3] utilizes ResNet-18 structure to predict the overall routability. In practice, during chip design, designers typically focus on optimizing a specific design and care about the routability between different layout solutions of the same design. Therefore, the prediction performance within each design is important. In TABLE I, we first compare Kendall's τ evaluated on the placement solutions of some specific designs. We select four designs with distinct number of nets ranging from 270 to 73.1k in the target dataset and show their Kendall's τ for both RouteNet and our NAS-crafted model. More importantly, we then report the averaged Kendall's τ over all 74 designs under 5-fold cross-validation to demonstrate the overall performance. Our NAS-crafted

TABLE I: Comparison of the violated net count prediction

Models	Kendall’s τ on designs (#nets)				Kendall’s τ on all 74 designs	Pearson’s correlation on all 74 designs
	s349 (270)	mem_ctrl (9.3k)	b17 (33.8k)	DSP (73.1k)		
RouteNet [3]	0.3620	0.1547	0.1779	0.4414	0.5264	0.7224
NAS-crafted model	0.6369	0.4657	0.2683	0.7302	0.5572	0.7930




Fig. 5: ROC curves (focus on left-half region) measured on all 74 designs. Comparisons between the previous works RouteNet, PROS, and our NAS-crafted model.

model achieves average Kendall’s τ of 0.5572 and clearly outperforms RouteNet by around 0.03 in absolute value, which is 5.85% improvement. In addition, we also apply Pearson’s correlation coefficient, another widely adopted metric for correlation measurement, to evaluate the performance. Our NAS-crafted model achieves average Pearson’s correlation of 0.7930, which also outperforms RouteNet by around 0.07 in absolute value, showing 9.7% improvement.

C. DRC Hotspot Detection

The quality of DRC hotspot detection is measured with the ROC-AUC. TABLE II shows the average ROC-AUC comparison with all three previous works under 5-fold cross-validation. Our NAS-crafted model achieves ROC-AUC of 0.865 when evaluated on all 74 designs. It clearly outperforms the best human-crafted model among our three baselines by 0.018 in absolute value, which is a 2.1% improvement. It shall be noted that this whole automatic search process takes only 0.3 days, demonstrating the high efficiency of our search algorithm. Fig. 5 further demonstrates the average ROC curves, corresponding to the averaged ROC-AUC in TABLE II. It focuses on the left-half region since it demonstrates most accuracy information in this case. At the same cost of false alarms in the x-axis value, the true positive rate of NAS-crafted model at the y-axis is obviously higher than PROS and RouteNet. TABLE II also shows the ROC-AUC on the

placement solutions of four specific designs (same as in TABLE I). In each design, the NAS-crafted model reports 1.0% to 4.3% higher ROC-AUC than the best human-crafted model among baselines.

Previous works PROS and the cGAN-based model show significantly low ROC-AUC on many designs. After putting our best effort in optimization and hyperparameter tuning, these are the best results we can achieve currently. One possible reason is that compared with other baselines like RouteNet, PROS and cGAN, architectures are over-complex, and thus their models may suffer from the data heterogeneity among training and testing designs from different benchmarks.

VI. DISCUSSION

We compare the structures of our NAS-crafted models and the manually-crafted models (e.g., RouteNet [3], PROS [6] and cGAN [4]), and give a brief analysis. This may provide some insights to future routability estimator development.

Violated Net Count Prediction.

Fig. 6(a) shows the most promising architecture discovered by our NAS method for violated net count prediction. As mentioned in Fig. 2, there is a fixed shortcut from each DS layer to the next DS layer or regression/segmentation head. In sampled-DAGs 1 and 2, we observe that using wider convolution layers (larger number of filters) as parent vertices can help to improve performance because later operations can exploit richer feature representation. In sampled-DAGs 3 and 4, due to the nature of violated net count prediction, our NAS method prefers a compact structure composed of only two atrous convolutions and one mixed convolution. Since both atrous convolution and mixed convolution can utilize large-scale input patterns by increasing the receptive field, they are good fits of distilling the features that spans a wide layout region. Finally, in sampled-DAGs 5 and 6, the two regular convolutions with different numbers of filters and the shortcuts simply enrich the representation extracted by the previous operations and pass it to the regression head.

However, human developers can hardly explore structures that are similar to the NAS-crafted model. For violated net count prediction, most human-crafted models only support a limited number of operators (typically regular convolution), and thus have limited ability to learn the large-scale input

TABLE II: Comparison of the DRC hotspot detection

Models	ROC-AUC on designs (#nets)				ROC-AUC on all 74 designs
	s349 (270)	mem_ctrl (9.3k)	b17 (33.8k)	DSP (73.1k)	
RouteNet [3]	0.829	0.844	0.902	0.866	0.847
PROS [6]	0.487	0.483	0.478	0.489	0.676
cGAN [4]	0.516	0.515	0.521	0.517	0.510
NAS-crafted model	0.865	0.891	0.911	0.884	0.865




Fig. 6: (a) The NAS-crafted model for violated net count prediction. (b) The NAS-crafted model for DRC hotspot detection.

patterns. They also adopt a highly hierarchical architecture that lack the ability to aggregate different levels of features. In contrast, our NAS method supports operators that process features very differently. The variation of operations of vertices on the branches greatly increase the diversity of feature representations that can be explored by our NAS method. Moreover, it can also construct a number of scalable parallel branches and explore flexible interactions among them, which is inherent in the topology of the guide-DAGs. Thereby, our NAS method can extract feature representations of large-scale patterns, which is critical to improving the accuracy of violated net count prediction.

DRC Hotspot Detection.

Fig. 6 (b) shows the most promising architecture discovered by our NAS method for DRC hotspot detection. In sampled-DAGs 1 and 2, we observe that our NAS method adopts a complex model with rich interactions among atrous convolution, mixed convolution, and regular convolution with different filters. Such structure is able to extract both small-scale and large-scale input patterns by utilizing rich interactions among parallel branches. In sampled-DAGs 3 and 4, the structure is much more compact than in Sampled-DAGs 1 and 2, but all branches contain at least one atrous convolution layer, which highlights the importance of larger receptive fields of the filters. In sampled-DAGs 5 and 6, we observe that the NAS highly prefers a complex combination of mixed convolution layers, which effectively learns from both small-scale and large-scale input patterns. Such structure reflects the nature of DRC hotspot detection that both local patterns and global patterns of a layout influences the routability at each point. Similar to violated net count prediction, human-crafted models [3], [4], [6] designed for DRC hotspot detection also adopt highly hierarchical architectures with limited types of operations and thus have similar disadvantages.

Compared with violated net count prediction, DRC hotspot detection is much more challenging because it requires de-

tailed pixel-wise prediction of hotspot locations. Such an essential difference between these two routability prediction tasks is clearly captured and reflected by the two discovered models in Fig. 6 (a) and (b). Our search algorithm generates a significantly more complex model for DRC hotspot detection in Fig. 6 (b), especially near its output at segmentation head. These complex structures help to better utilize input patterns of various scales and thus improve the accuracy of the fine-grained prediction on DRC hotspot locations.

VII. CONCLUSION

In this paper, we propose a NAS-based method to automate the design of ML models for two routability prediction applications. We believe this is the first research effort on automatic ML development for EDA problems. Based on a large search space with various operations and highly flexible connections, the NAS method efficiently generates a high-performance model in 0.3 days. The automatically generated model proves to outperform previous representative routability estimators on a large dataset.

Besides proposing the NAS-based method, we provide our analysis on the automatically generated model and hope it benefits future routability estimator development. In addition, considering the similarities in solutions between routability estimation with other essential ML for EDA problems like IR drop estimation, clock tree prediction, lithography hotspot detection, optical proximity correction, etc., NAS-based solutions may ultimately also benefit the solving of these problems.

ACKNOWLEDGMENTS

This work is supported by Cadence Design Systems Inc. through the NSF IUCRC 1822085 for Alternative Sustainable and Intelligent Computing (ASIC), NSF 2106828, and Semiconductor Research Corporation Tasks 2810.021 and 2810.022 through UT Dallas' Texas Analog Center of Excellence (TxACE).

REFERENCES

- [1] W.-T. J. Chan, P.-H. Ho, A. B. Kahng, and P. Saxena, "Routability optimization for industrial designs at sub-14nm process nodes using machine learning," in *ACM International Symposium on Physical Design*, 2017.
- [2] A. F. Tabrizi, N. K. Darav, S. Xu, L. Rakai, I. Bustany, A. Kennings, and L. Behjat, "A machine learning framework to identify detailed routing short violations from a placed netlist," in *ACM/IEEE Design Automation Conference*, 2018.
- [3] Z. Xie, Y.-H. Huang, G.-Q. Fang, H. Ren, S.-Y. Fang, Y. Chen, and J. Hu, "RouteNet: Routability prediction for mixed-size designs using convolutional neural network," in *IEEE/ACM International Conference on Computer-Aided Design*, 2018, pp. 1–8.
- [4] C. Yu and Z. Zhang, "Painting on placement: forecasting routing congestion using conditional generative adversarial nets," in *ACM/IEEE Design Automation Conference*, 2019.
- [5] R. Liang, H. Xiang, D. Pandey, L. Reddy, S. Ramji, G.-J. Nam, and J. Hu, "DRC hotspot prediction at sub-10nm process nodes using customized convolutional network," in *ACM International Symposium on Physical Design*, 2020.
- [6] J. Chen, J. Kuang, G. Zhao, D. J.-H. Huang, and E. F. Young, "Pros: A plug-in for routability optimization applied in the state-of-the-art commercial eda tool using deep learning," in *2020 IEEE/ACM International Conference On Computer Aided Design (ICCAD)*. IEEE, 2020, pp. 1–8.
- [7] T.-C. Yu, S.-Y. Fang, H.-S. Chiu, K.-S. Hu, P. H.-Y. Tai, C. C.-F. Shen, and H. Sheng, "Pin accessibility prediction and optimization with deep learning-based pin pattern recognition," in *Proceedings of the 56th Annual Design Automation Conference 2019*, 2019, pp. 1–6.
- [8] M. B. Alawieh, W. Li, Y. Lin, L. Singhal, M. A. Iyer, and D. Z. Pan, "High-definition routing congestion prediction for large-scale fpgas," in *2020 25th Asia and South Pacific Design Automation Conference (ASP-DAC)*. IEEE, 2020, pp. 26–31.
- [9] H. Pham, M. Y. Guan, B. Zoph, Q. V. Le, and J. Dean, "Efficient neural architecture search via parameter sharing," *arXiv preprint arXiv:1802.03268*, 2018.
- [10] B. Zoph, V. Vasudevan, J. Shlens, and Q. V. Le, "Learning transferable architectures for scalable image recognition," in *Proceedings of the IEEE conference on computer vision and pattern recognition*, 2018, pp. 8697–8710.
- [11] Z. Lu, I. Whalen, V. Boddeti, Y. Dhebar, K. Deb, E. Goodman, and W. Banzhaf, "Nsga-net: neural architecture search using multi-objective genetic algorithm," in *Proceedings of the Genetic and Evolutionary Computation Conference*, 2019, pp. 419–427.
- [12] C. Li, M. Xie, C.-K. Koh, J. Cong, and P. H. Madden, "Routability-driven placement and white space allocation," *IEEE Transactions on Computer-aided design of Integrated Circuits and Systems*, vol. 26, no. 5, pp. 858–871, 2007.
- [13] Z. Qi, Y. Cai, and Q. Zhou, "Accurate prediction of detailed routing congestion using supervised data learning," in *2014 IEEE 32nd International Conference on Computer Design (ICCD)*. IEEE, 2014, pp. 97–103.
- [14] W.-T. J. Chan, Y. Du, A. B. Kahng, S. Nath, and K. Samadi, "Beol stack-aware routability prediction from placement using data mining techniques," in *2016 IEEE 34th International Conference on Computer Design (ICCD)*. IEEE, 2016, pp. 41–48.
- [15] C. Liu, L.-C. Chen, F. Schroff, H. Adam, W. Hua, A. L. Yuille, and L. Fei-Fei, "Auto-deeplab: Hierarchical neural architecture search for semantic image segmentation," in *Proceedings of the IEEE conference on computer vision and pattern recognition*, 2019, pp. 82–92.
- [16] H. Cai, L. Zhu, and S. Han, "Proxylessnas: Direct neural architecture search on target task and hardware," *arXiv preprint arXiv:1812.00332*, 2018.
- [17] H.-P. Cheng, T. Zhang, Y. Yang, F. Yan, S. Li, H. Teague, H. Li, and Y. Chen, "Swiftnet: Using graph propagation as meta-knowledge to search highly representative neural architectures," *arXiv preprint arXiv:1906.08305*, 2019.
- [18] J. A. Hanley and B. J. McNeil, "The meaning and use of the area under a receiver operating characteristic (roc) curve," *Radiology*, vol. 143, no. 1, pp. 29–36, 1982.
- [19] K. He, X. Zhang, S. Ren, and J. Sun, "Deep residual learning for image recognition," in *Proceedings of the IEEE conference on computer vision and pattern recognition*, 2016, pp. 770–778.
- [20] L.-C. Chen, G. Papandreou, F. Schroff, and H. Adam, "Rethinking atrous convolution for semantic image segmentation," *arXiv preprint arXiv:1706.05587*, 2017.
- [21] M. Tan and Q. V. Le, "Mixconv: Mixed depthwise convolutional kernels," *arXiv preprint arXiv:1907.09595*, 2019.
- [22] F. Brglez, D. Bryan, and K. Kozminski, "Combinational profiles of sequential benchmark circuits," in *IEEE International Symposium on Circuits and Systems (ISCAS)*. IEEE, 1989, pp. 1929–1934.
- [23] F. Corno, M. S. Reorda, and G. Squillero, "Rt-level itc'99 benchmarks and first atpg results," *Design & Test of computers*, 2000.
- [24] C. Albrecht, "Iwls 2005 benchmarks," in *International Workshop for Logic Synthesis (IWLS)*: <http://www.iwls.org>, 2005.
- [25] I. S. Bustany, D. Chinnery, J. R. Shinnerl, and V. Yutsis, "Ispd 2015 benchmarks with fence regions and routing blockages for detailed-routing-driven placement," in *Proceedings of the 2015 Symposium on International Symposium on Physical Design*, 2015, pp. 157–164.
- [26] Cadence, "Innovus implementation system," 2021. [Online]. Available: https://www.cadence.com/en_US/home/tools/digital-design-and-signoff/soc-implementation-and-floorplanning/innovus-implementation-system.html
- [27] *NanGate 45nm Open Cell Library*, <https://si2.org/open-cell-library/>.
- [28] D. P. Kingma and J. Ba, "Adam: A method for stochastic optimization," *arXiv preprint arXiv:1412.6980*, 2014.